Hi,
My design verilog is created from hls, which later will be manually integrated with the F1 shell.
To create my verilog, the hls requires the exact Xilinx target device used in F1.
The full name is needed, including speed grade, etc (xcvu9p...).
Is this info available?
Thanks
