AWS re:Post을(를) 사용하면 다음에 동의하게 됩니다. AWS re:Post 이용 약관
AWS re:Postre:Post

cl_dram_dma/build/constraints/cl_pnr_user.xdc contraints good for any cl?

0

Looks like in the dram_dma exmple there are a number of floor planning directives to improve timing/routability.
I currently do not use DRAM or the DMA in my cl, should I include these constraints in my cl since these interfaces cannot be eliminated from the shell 9but only tied off)? is there more documentation on what these constraints are doing and how they were derived?

주제
컴퓨팅
태그
FPGA 개발
언어
English
metaflows
질문됨 4년 전167회 조회
1개 답변
0

Hi,

Yes you may use the floorplan constraints in CL_DRAM_DMA example as a reference for your CL. Note that the cells referenced in the constraints file are specific to CL_DRAM_DMA design, so you need to review these for your design. However, the pblock sizes defined here should work for any CL.

Please contact us if you need any additional details.

Thanks!
Chakra

AWS
awschakra
답변함 4년 전

로그인하지 않았습니다. 로그인해야 답변을 게시할 수 있습니다.

좋은 답변은 질문에 명확하게 답하고 건설적인 피드백을 제공하며 질문자의 전문적인 성장을 장려합니다.

질문 답변하기에 대한 가이드라인

관련 콘텐츠