1개 답변
- 최신
- 최다 투표
- 가장 많은 댓글
0
Hi
Each DRAM interface is accessed via an AXI-4 interface - AXI-4 (CL Master and DRAM controller is slave) – 512-bit AXI-4 interface to read/write DDR. For RTL/HDK development, the cl_dram_dma is a starting point. Please refer to the AXI4 spec for guidance on how to do burst transfers. https://www.xilinx.com/products/intellectual-property/axi.html#overview
Thanks
Kris
답변함 5년 전
관련 콘텐츠
- AWS 공식업데이트됨 일 년 전