cl_debug_bridge

0

I am trying to use the cl_ila same as in cl_dram_dma., i.e, I have the 2 AXI busses to monitor using ILA.
However the synthesis script cannot seem to find the cl_debug_bridge module.
Which files/options etc need to be modified in build/scripts to synthesise the ILA?

질문됨 3년 전175회 조회
2개 답변
0

Hello,

I think in your build scripts, you need to read in the cl_debug_bridge IP: https://github.com/aws/aws-fpga/blob/master/hdk/cl/examples/cl_dram_dma/build/scripts/synth_cl_dram_dma.tcl#L83
Another thing is to check if the sv file with the ila/debug bridge module instantiation is being read in as well. For eg, the encrypt.tcl file copies it over to a single source directory and is then included during synthesis in our scripts.

Let us know if that doesn't help solve this issue.

-Deep

Deep_P
답변함 2년 전
0

I was missing the cl_ila in encrypt.tcl

답변함 2년 전

로그인하지 않았습니다. 로그인해야 답변을 게시할 수 있습니다.

좋은 답변은 질문에 명확하게 답하고 건설적인 피드백을 제공하며 질문자의 전문적인 성장을 장려합니다.

질문 답변하기에 대한 가이드라인

관련 콘텐츠