cl_debug_bridge

0

I am trying to use the cl_ila same as in cl_dram_dma., i.e, I have the 2 AXI busses to monitor using ILA.
However the synthesis script cannot seem to find the cl_debug_bridge module.
Which files/options etc need to be modified in build/scripts to synthesise the ILA?

asked 2 years ago170 views
2 Answers
0

Hello,

I think in your build scripts, you need to read in the cl_debug_bridge IP: https://github.com/aws/aws-fpga/blob/master/hdk/cl/examples/cl_dram_dma/build/scripts/synth_cl_dram_dma.tcl#L83
Another thing is to check if the sv file with the ila/debug bridge module instantiation is being read in as well. For eg, the encrypt.tcl file copies it over to a single source directory and is then included during synthesis in our scripts.

Let us know if that doesn't help solve this issue.

-Deep

Deep_P
answered 2 years ago
0

I was missing the cl_ila in encrypt.tcl

answered 2 years ago

You are not logged in. Log in to post an answer.

A good answer clearly answers the question and provides constructive feedback and encourages professional growth in the question asker.

Guidelines for Answering Questions