Questions tagged with FPGA Development
Content language: English
Select up to 5 tags to filter
Sort by most recent
Browse through the questions and answers listed below or filter and sort to narrow down your results.
Does Amazon EC2 F1 Instance have FPGA development board with HBM, e.g., Virtex UltraScale+ HBM VCU128 ([https://www.xilinx.com/products/boards-and-kits/vcu128.html]())?
1
answers
0
votes
325
views
asked 10 months agolg...
Hi,
I see the following system verilog warnings from the DDR controller when running a test on my design. I am including the directory and command below:...
Accepted AnswerFPGA Development
1
answers
0
votes
295
views
asked a year agolg...
I was deploying Strapi to AWS and when I write the command to build npm it shows an error of cannot find module : metadata.js
deploy
![error...
0
answers
0
votes
77
views
asked a year agolg...
I wonder if the process of generating AFI for Amazon F1 instance will generate bitstream like local FPGA development.
1
answers
0
votes
237
views
asked a year agolg...
After compiling the RTL, I can get a DCP. Then, a AFI will be generated using the aws ec2 create-fpga-image API. I wonder if a bitstream is generated during this process. If generated, whether the...
2
answers
0
votes
265
views
asked a year agolg...
Hi,
I am able to create AHB Slave interface in local machine in vivado IP design.
But **I am unable create AHB Slave interface in AWS Server**. In AWS server AXI Slave interface I am able to create...
2
answers
0
votes
201
views
asked a year agolg...
MY VPS DOES NOT WORK, WHEN I OPEN IT IT TAKES 2 MINUTES TO JUST OPEN AND WHEN I DOES I GET A BLACK SCREEN AND AFTER A FEW SECONDS IT JUST TURNS OFF AND RETURNS ME TO MY DESKTOP.
TO SUM IT ALL UP YOUR...
0
answers
0
votes
117
views
asked a year agolg...
Is there any utility in the aws-fpga github repository that helps transfering data to host DDR memory?
I would like to use a DMA in the FPGA to transfer data directly to the host using the...
2
answers
0
votes
254
views
asked a year agolg...
Hi,
I am new to AWS EC2 F1 FPGAs. I am trying to build cl_helloworld.sv example. When I am compiling synthesis failing due to following error.
ERROR: [Synth 8-5809] Error generated from encrypted...
4
answers
0
votes
541
views
asked a year agolg...
Hi everyone,
While doing synthesis for creating AFI using vivado IPI , I get this error.
**ERROR: [Common 17-107] Cannot change read-only property 'is_locked'.**
Resolution: Please refer to Vivado...
Accepted AnswerFPGA Development
1
answers
0
votes
309
views
asked a year agolg...
hi, I am new at AWS and at f1 instance. I connected to f1 instance and to remote desktop but I cant understand how to go further from that point. What I want to ask is
1) Do you know any good...
1
answers
0
votes
251
views
asked a year agolg...
Hello.
I have a few of questions during checking STA for implementing FPGA design for F1 instance.
During STA, there are some violation points that I cannot understand. I uploaded a image to give...
Accepted AnswerFPGA Development
4
answers
0
votes
253
views
asked a year agolg...