cl_dram_dma/build/constraints/cl_pnr_user.xdc contraints good for any cl?

Looks like in the dram_dma exmple there are a number of floor planning directives to improve timing/routability.
I currently do not use DRAM or the DMA in my cl, should I include these constraints in my cl since these interfaces cannot be eliminated from the shell 9but only tied off)? is there more documentation on what these constraints are doing and how they were derived?

主题

计算

标签

FPGA 开发

语言

English

metaflows

已提问 4 年前166 查看次数

1 回答

最新
投票最多
评论最多

这些答案有用吗？为正确答案投票，以帮助社区从您的知识中受益。

Hi,

Yes you may use the floorplan constraints in CL_DRAM_DMA example as a reference for your CL. Note that the cells referenced in the constraints file are specific to CL_DRAM_DMA design, so you need to review these for your design. However, the pblock sizes defined here should work for any CL.

Please contact us if you need any additional details.

Thanks!
Chakra

awschakra

已回答 4 年前

cl_dram_dma/build/constraints/cl_pnr_user.xdc contraints good for any cl?

相关内容