1 個回答
- 最新
- 最多得票
- 最多評論
0
Hi
Each DRAM interface is accessed via an AXI-4 interface - AXI-4 (CL Master and DRAM controller is slave) – 512-bit AXI-4 interface to read/write DDR. For RTL/HDK development, the cl_dram_dma is a starting point. Please refer to the AXI4 spec for guidance on how to do burst transfers. https://www.xilinx.com/products/intellectual-property/axi.html#overview
Thanks
Kris
已回答 5 年前
相關內容
- AWS 官方已更新 1 年前
- AWS 官方已更新 2 年前